Serial Lite III Streaming Intel® Stratix® 10 FPGA IP Design Example User Guide

ID 683341
Date 11/01/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3.3. Clocking Scheme

The following diagram shows the clocking scheme for the design example.
Figure 35. Clocking Scheme for Intel® Stratix® 10 E-tile Serial Lite III Streaming Duplex Core in Standard Clocking Mode