Video and Vision Processing Suite Intel® FPGA IP User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: avg1636467346027
Ixiasoft
Visible to Intel only — GUID: avg1636467346027
Ixiasoft
12.1. About the Clipper IP
The IP is available as full or lite variants. For more information on full and lite, refer to the Intel FPGA Streaming Video Protocol Specification. The clipper IP changes input resolutions by reading video and vision processing image information packets, or using the register interface for lite variants.
An Avalon memory-mapped interface allows you to change the clipping settings at run time. This interface is mandatory for lite variants.