Visible to Intel only — GUID: met1650966537467
Ixiasoft
1. About the Video and Vision Processing Suite
2. Getting Started with the Video and Vision Processing IPs
3. Video and Vision Processing IPs Functional Description
4. Video and Vision Processing IP Interfaces
5. Video and Vision Processing IP Registers
6. Video and Vision Processing IPs Software Programming Model
7. Protocol Converter Intel® FPGA IP
8. 3D LUT Intel® FPGA IP
9. AXI-Stream Broadcaster Intel® FPGA IP
10. Chroma Key Intel® FPGA IP
11. Chroma Resampler Intel® FPGA IP
12. Clipper Intel® FPGA IP
13. Clocked Video Input Intel® FPGA IP
14. Clocked Video to Full-Raster Converter Intel® FPGA IP
15. Clocked Video Output Intel® FPGA IP
16. Color Space Converter Intel® FPGA IP
17. Deinterlacer Intel® FPGA IP
18. FIR Filter Intel® FPGA IP
19. Frame Cleaner Intel® FPGA IP
20. Full-Raster to Clocked Video Converter Intel® FPGA IP
21. Full-Raster to Streaming Converter Intel® FPGA IP
22. Genlock Controller Intel® FPGA IP
23. Generic Crosspoint Intel® FPGA IP
24. Genlock Signal Router Intel® FPGA IP
25. Guard Bands Intel® FPGA IP
26. Interlacer Intel® FPGA IP
27. Mixer Intel® FPGA IP
28. Pixels in Parallel Converter Intel® FPGA IP
29. Scaler Intel® FPGA IP
30. Stream Cleaner Intel® FPGA IP
31. Switch Intel® FPGA IP
32. Tone Mapping Operator Intel® FPGA IP
33. Test Pattern Generator Intel® FPGA IP
34. Video Frame Buffer Intel® FPGA IP
35. Video Streaming FIFO Intel® FPGA IP
36. Video Timing Generator Intel® FPGA IP
37. Warp Intel® FPGA IP
38. Design Security
39. Document Revision History for Video and Vision Processing Suite User Guide
22.4.1. Achieving Genlock Controller Free Running (for Initialization or from Lock to Reference Clock N)
22.4.2. Locking to Reference Clock N (from Genlock Controller IP free running)
22.4.3. Setting the VCXO hold over
22.4.4. Restarting the Genlock Controller IP
22.4.5. Locking to Reference Clock N New (from Locking to Reference Clock N Old)
22.4.6. Changing to Reference Clock or VCXO Base Frequencies (switch between p50 and p59.94 video formats and vice-versa)
22.4.7. Disturbing a Reference Clock (a cable pull)
Visible to Intel only — GUID: met1650966537467
Ixiasoft
18.4. FIR Filter Interfaces
Name | Direction | Width | Description |
---|---|---|---|
main_clock_clk | In | 1 | AXI4-S processing clock. |
main_reset_rst | In | 1 | AXI4-S processing reset. |
control_clock_clk | In | 1 | Optional control agent interface clock. |
control_reset_reset | In | 1 | Optional control agent interface reset. |
Name | Direction | Width | Description |
---|---|---|---|
av_mm_control_agent_address | In | 7 | Avalon memory-mapped agent address |
av_mm_control_agent_write | In | 1 | Avalon memory-mapped agent write. |
av_mm_control_agent_writedata | In | 32 | Avalon memory-mapped agent write data. |
av_mm_control_agent_byteenable | In | 4 | Avalon memory-mapped agent byte enable. |
av_mm_control_agent_read | In | 1 | Avalon memory-mapped agent read. |
av_mm_control_agent_readdata | Out | 32 | Avalon memory-mapped agent read data. |
av_mm_control_agent_readdatavalid | Out | 1 | Avalon memory-mapped agent read. |
av_mm_control_agent_waitrequest | Out | 1 | Avalon memory-mapped agent wait request. |
Name | Direction | Width | Description |
---|---|---|---|
axi4s_vid_in_tdata | In | AXI4-S data in. | |
axi4s_vid_in_tvalid | In | 1 | AXI4-S data valid. |
axi4s_vid_in_tuser[0] | In | 1 | AXI4-S start of video frame. |
axi4s_vid_in_tuser[1] | In | 1 | AXI4-S control or data packet. |
axi4s_vid_in_tuser[N-1:2] | In | Unused. | |
axi4s_vid_in_tlast | In | 1 | AXI4-S end of packet . |
axi4s_vid_in_tready | Out | 1 | AXI4-S data ready. |
axi4s_vid_out_tdata | Out | (43) | AXI4-S data in. |
axi4s_vid_out_tvalid | Out | 1 | AXI4-S data valid. |
axi4s_vid_out_tuser[0] | Out | 1 | AXI4-S start of video frame. |
axi4s_vid_out_tuser[1] | Out | 1 | AXI4-S control or data packet. |
axi4s_vid_out_tuser[N-1:2] | Out | (44) | Unused. |
axi4s_vid_out_tlast | Out | 1 | AXI4-S end of packet . |
axi4s_vid_out_tready | In | 1 | AXI4-S data ready |
Name | Direction | Width | Description |
---|---|---|---|
mem_clock_clk | In | 1 | Optional host interface clock. |
mem_reset_reset | In | 1 | Optional host interface reset. |
av_mm_mem_write_host_address | Out | 32 | Avalon memory-mapped host address |
av_mm_mem_write_host_write | Out | 1 | Avalon memory-mapped host write. |
av_mm_mem_write_host_burstcount | Out | 5 | Avalon memory-mapped host write burst count. |
av_mm_mem_write_host_writedata | Out | 64 | Avalon memory-mapped host write data. |
av_mm_mem_write_host_waitrequest | In | 1 | Avalon memory-mapped host wait request. |
av_mm_mem_read_host_address | Out | 32 | Avalon memory-mapped host address |
av_mm_mem_read_host_read | Out | 1 | Avalon memory-mapped host read. |
av_mm_mem_read_host_burstcount | Out | 5 | Avalon memory-mapped host read burst count. |
av_mm_mem_read_host_readdata | In | 64 | Avalon memory-mapped host read data. |
av_mm_mem_read_host_readdatavalid | In | 1 | Avalon memory-mapped host read data valid. |
av_mm_mem_read_host_waitrequest | In | 1 | Avalon memory-mapped host wait request. |
Related Information
43 The equation gives all tdata widths sizes in these interfaces: pixels in parallel × max (round (bits per color sample × number of color planes, 8), 16)
44 This equation gives all tuserwidths sizes in these interfaces: N = ceil (tdata width / 8)