Visible to Intel only — GUID: mpa1700243668033
Ixiasoft
2.1. Compilation Overview
2.2. Using the Compilation Dashboard
2.3. Design Netlist Infrastructure
2.4. Using the Node Finder
2.5. Analysis & Elaboration Flow
2.6. Design Synthesis
2.7. Design Place and Route
2.8. Incremental Optimization Flow
2.9. Fast Forward Compilation Flow
2.10. Full Compilation Flow
2.11. Compilation Monitoring Mode
2.12. Exporting Compilation Results
2.13. Integrating Other EDA Tools
2.14. Compiler Optimization Techniques
2.15. Synthesis Language Support
2.16. Synthesis Settings Reference
2.17. Fitter Settings Reference
2.18. Design Compilation Revision History
2.6.3.1. Registering the SDC-on-RTL SDC File
2.6.3.2. Applying the SDC-on-RTL Constraints
2.6.3.3. Inspecting SDC-on-RTL Constraints
2.6.3.4. Creating Constraints in SDC-on-RTL SDC Files
2.6.3.5. Using Entity-Based SDC-on-RTL Constraints
2.6.3.6. Types of SDC Files Used in the Intel® Quartus® Prime Software
2.6.3.7. Example: Using SDC-on-RTL Features
2.12.1. Exporting a Version-Compatible Compilation Database
2.12.2. Importing a Version-Compatible Compilation Database
2.12.3. Creating a Design Partition
2.12.4. Exporting a Design Partition
2.12.5. Reusing a Design Partition
2.12.6. Viewing Quartus Database File Information
2.12.7. Clearing Compilation Results
3.1. Factors Affecting Compilation Results
3.2. Strategies to Reduce the Overall Compilation Time
3.3. Reducing Synthesis Time and Synthesis Netlist Optimization Time
3.4. Reducing Placement Time
3.5. Reducing Routing Time
3.6. Reducing Static Timing Analysis Time
3.7. Setting Process Priority
3.8. Reducing Compilation Time Revision History
Visible to Intel only — GUID: mpa1700243668033
Ixiasoft
2.6.1. Preparing for Design Synthesis
Before running synthesis, apply any of the following settings and constraints that impact synthesis:
- To specify options for the synthesis of Verilog HDL input files, click Assignments > Settings > Verilog HDL Input.
- To specify options for the synthesis of VHDL input files, click Assignments > Settings > VHDL Input.
- To specify options that affect compilation processing time, click Assignments > Settings > Compilation Process Settings.
- To specify the Compiler's high-level optimization strategy and other options, click Assignments > Settings > Compiler Settings. Specify the optimization goal, according to Compiler Optimization Modes.
- On the Compiler Settings page enable or disable the Enable Intermediate Fitter Snapshots option to preserve snapshots for the Plan, Place, Route, and Retime stages any time you run full compilation. The Compiler does not generate intermediate snapshots by default.
- To specify advanced synthesis settings, click Assignments > Settings > Compiler Settings, and then click Advanced Settings (Synthesis).
- Consider enabling fractal synthesis for arithmetic-intensive designs that exhaust all DSP resources, according to the guidelines in Fractal Synthesis Optimization.
- To register your SDC-on-RTL files and apply them to the elaboration netlist, refer to Registering the SDC-on-RTL SDC File and Applying the SDC-on-RTL Constraints.