Intel® FPGA SDK for OpenCL™ Standard Edition: Best Practices Guide

ID 683176
Date 9/24/2018
Public
Document Table of Contents

8. Strategies for Optimizing FPGA Area Usage

Area usage is an important design consideration if your OpenCL™ kernels are executable on FPGAs of different sizes. When you design your OpenCL application, recommends that you follow certain design strategies for optimizing hardware area usage.

Optimizing kernel performance generally requires additional FPGA resources. In contrast, area optimization often results in performance decreases. During kernel optimization, recommends that you run multiple versions of the kernel on the FPGA board to determine the kernel programming strategy that generates the best size versus performance trade-off.

Did you find the information on this page useful?

Characters remaining:

Feedback Message