Intel Agilex® 7 LVDS SERDES User Guide: M-Series

ID 768615
Date 11/28/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.1. Receiver Input Clock Parameters Settings

To sample the source-synchronous data using the SERDES receiver in non-DPA mode, specify the phase relationship between the inclock signal and the rx_in data.

You can specify the inclock to rx_in phase relationship value in the Desired receiver inclock phase shift (degrees) parameter setting.

The phase relationship value must be evenly divisible by 45. If the value is not divisible by 45, the actual phase shift appears in the Actual receiver inclock phase shift (degrees) parameter setting.