4.1.3. Data Realignment Block (Bit Slip)
To compensate for the channel-to-channel skew and establish the correct received word boundary at each channel, each receiver channel has a dedicated data realignment circuit that realigns the data by inserting bit latencies into the serial stream.
The optional rx_bitslip_ctrl signal controls the bit insertion of each receiver that is independently controlled from the internal logic. The data slips one bit on the rising edge of rx_bitslip_ctrl.
The rx_bitslip_ctrl signal has the following requirements:
- The minimum pulse width is one period of the parallel clock in the logic array.
- The minimum low time between pulses is one period of the parallel clock.
- The signal is an edge-triggered signal.
- The valid data is available six parallel clock cycles after the rising edge of rx_bitslip_ctrl.
The MSB from the serial data is not the MSB of the parallel data. You can use the bit slip to set the proper word boundary on the parallel data.
The bit slip rollover value of the data realignment circuit is set to the deserialization factor. An optional rx_bitslip_max status signal, available to the FPGA fabric from each channel, indicates arrival to the preset rollover point.