Intel Agilex® 7 LVDS SERDES User Guide: M-Series

ID 768615
Date 11/28/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1.3. Timing Analysis for the External PLL Mode

If you enable the Use external PLL parameter in the PLL Settings tab, the IP generation does not create clock settings for the PLL input and output. You must ensure the PLL clock settings are correct.

The Intel® Quartus® Prime software derives some of the SERDES constraints from the PLL clocks. Therefore, the Intel® Quartus® Prime software must generate the external PLL clock settings before the LVDS SERDES IP clock settings. In the .qsf of your project, ensure that the line for the .ip file of the IOPLL IP appears before the line for the .ip file of the LVDS SERDES IP.