Intel Agilex® 7 LVDS SERDES User Guide: M-Series

ID 768615
Date 11/28/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.3.1. I/O PLLs Driving LVDS Transmitter and Receiver Channels

The following figures show valid and invalid scenarios of the GPIO-B bank PLLs driving the transmitter and receiver channels.
Figure 35. I/O PLL Driving Transmitter or Receiver Channels in the Same Sub-BankThe I/O PLL can drive the transmitter or receiver channels in its own sub-bank.


Figure 36. I/O PLL Driving Mixed Receiver and Transmitter Channels in the Same Sub-BankThe I/O PLL can drive transmitter and receiver channels in the same sub-bank if the channels have identical data rates. If the transmitter and receiver channels have different data rates, you need another PLL.


Figure 37. I/O PLL Driving Transmitter or Receiver Channels Across Sub-BanksThe I/O PLL can drive channels across sub-banks if the channels have identical data rates.


Figure 38. I/O PLL Driving Transmitter or Receiver Channels in Another Sub-BankThe I/O PLL can drive channels in another sub-bank. In this valid scenario, you may have to use a reference clock tree. However, the I/O PLL cannot drive channels in different sub-banks with different data rates.