Intel Agilex® 7 LVDS SERDES User Guide: M-Series

ID 768615
Date 11/28/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

10. Documentation Related to the Intel Agilex® 7 LVDS SERDES User Guide: M-Series

Table 39.  LVDS SERDES ReferencesThe links in this table are references related to the Intel Agilex® 7 M-Series LVDS SERDES system.
Reference Description
Intel Agilex® 7 FPGAs and SoCs Device Data Sheet: M-Series

Lists the electrical characteristics, switching characteristics, configuration specifications, and timing for M-Series devices.

Intel Agilex® 7 General-Purpose I/O User Guide: M-Series

Describes features, functional descriptions, implementation guidelines, and restrictions on general-purpose I/O system in M-Series devices.

Intel Agilex® 7 Clocking and PLL User Guide: M-Series

Describes the M-Series devices clock and PLL specifications and guidelines.

Intel Agilex® 7 Configuration User Guide

Describes the Intel Agilex® 7 configuration specifications and guidelines.

Intel Agilex® 7 Power Management User Guide Describes the M-Series devices power management specifications and guidelines.
IBIS Models for Intel FPGA Devices

Provides IBIS models for Intel Agilex® 7 devices.

AN 433: Constraining and Analyzing Source-Synchronous Interfaces Describes techniques for constraining and analyzing source-synchronous interfaces.