F-tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 4/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.7.1. Enabling the tx_cadence_slow_clk_locked Port

If the tx_cadence_slow_clk signal does not come directly from TX PLL (word clock, bond clock, user clock), but rather comes from the other clock source (as might be applicable in FEC Direct modes when using slower clock to accommodate FEC overhead), you must enable the tx_cadence_slow_clk_locked port in the IP parameter editor. The PLL locked output of the other clock source used for slow clock must drive tx_cadence_slow_clk_locked.