F-tile Architecture and PMA and FEC Direct PHY IP User Guide

ID 683872
Date 4/03/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.8. F-tile Interface Planning

The decomposable Intel® Agilex™ 7 F-tile architecture prompts a new tile planning step for PHY layer implementation. This step allows you to place component IP in specific device tiles to reflect your board or system level constraints. The Intel® Quartus® Prime Tile Interface Planner simplifies placement of component IP in legal tile locations.

Tile Interface Planner displays your design's component IP in a hierarchical view, next to a visual display of the device tile fractures. You locate legal tile locations, place the IP, and save the placement constraints for downstream Compiler stages. The legality engine verifies placement in real-time to ensure correlation in final implementation.

Figure 113. Tile Interface Planner

Tile Interface Planner guides you through the tile planning steps:

Figure 114. Tile Interface Planner Tool Flow

Refer to Tile Interface Planning in the Intel® Quartus® Prime Pro Edition User Guide: Design Constraints for Tile Interface Planner use information.