3.1.4. Second-Stage Bootloader
The second-stage bootloader (SSBL) is the second boot stage for the HPS. The FSBL initiates the copy of the SSBL to the HPS SDRAM. The SSBL typically enables more advance peripherals such as Ethernet and supports the command line interface.
- Intel provides the source code for U-Boot on GitHub.
- Intel provides the source code for UEFI on GitHub.
- Bare Metal application
You can optionally perform FPGA core and I/O configuration in during the SSBL stage. The SSBL copies the FPGA configuration files from one of the following sources to the HPS SDRAM:
- HPS Flash
- SDM Flash
- External host via the HPS Ethernet (for example, TFTP)
After the SSBL copies the FPGA configuration files to the HPS SDRAM, the SSBL can initiate a configuration request to the SDM to begin the configuration process. Refer to the Configuring the FPGA from SSBL and OS section for more details.
Did you find the information on this page useful?