Visible to Intel only — GUID: hyo1481130891445
Ixiasoft
Visible to Intel only — GUID: hyo1481130891445
Ixiasoft
7.1.2. L4 Watchdog Timer 0
Each CPU has its own L4 Watchdog Timer. The HPS FSBL enables L4 Watchdog Timer 0 for CPU0. L4 Watchdog Timer 0 issues a reset when a timeout occurs because of a corrupted bitstream or HPS image or any other issue that causes the HPS to hang.
This watchdog is active until the second-stage bootloader indicates that it has started correctly and taken control of the exception vectors. The timeout is configurable at the FSBL source. U-Boot SPL default is 3 seconds for timeout.
Did you find the information on this page useful?
Feedback Message
Characters remaining: