Intel® Stratix® 10 General Purpose I/O User Guide

ID 683518
Date 7/07/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.2.3. LVPECL Termination

The Intel® Stratix® 10 devices support the LVPECL I/O standard on input clock pins only:

  • LVPECL input operation is supported using LVDS input buffers.
  • LVPECL output operation is not supported.
Use AC coupling if the LVPECL common-mode voltage of the output buffer does not match the LVPECL input common-mode voltage.
Note: Intel recommends that you use IBIS models to verify your LVPECL AC/DC-coupled termination.
Figure 22. LVPECL AC-Coupled External Termination


Support for DC-coupled LVPECL is available if the LVPECL output common mode voltage is within the Intel® Stratix® 10 LVPECL input buffer specification.

Figure 23. LVPECL DC-Coupled External Termination


For information about the VICM specification, refer to the device datasheet.