Intel® Stratix® 10 General Purpose I/O User Guide

ID 683518
Date 7/07/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.5. Guideline: Intel® Stratix® 10 I/O Buffer During Power Up, Configuration, and Power Down

  • During device power up and device configuration, all GPIO pins are tri-stated with weak pull-up enabled.
  • During device power down, all I/O pins are in undetermined state and the pin signal is measured between GND and the VCCIO level.
  • At any point,the input signal sof an I/O pin must not exceed the maximum DC input voltage specified in the device datasheet.
Figure 24.  Intel® Stratix® 10 I/O Buffers Behavior

Did you find the information on this page useful?

Characters remaining:

Feedback Message