Intel® Stratix® 10 General Purpose I/O User Guide

ID 683518
Date 7/07/2021
Public
Document Table of Contents

1.1. Intel® Stratix® 10 I/O and Differential I/O Buffers

The general purpose I/Os (GPIOs) consist of the following I/O banks:

  • LVDS I/O bank—supports differential and single-ended I/O standards up to 1.8 V. The LVDS I/O pins form pairs of true differential LVDS channels. Each pair supports a parallel input/output termination between the two pins. You can use each LVDS channel as transmitter only or receiver only. Each LVDS channel supports transmit SERDES and receive SERDES with DPA circuitry. For example, if you use 30 channels of the available 72 channels as transmitters, you can use the remaining 42 channels as receivers.
  • 3 V I/O bank—supports single-ended LVCMOS and LVTTL I/O standards up to 3.0 V. In Intel® Stratix® 10 devices, each 3 V I/O bank supports only two output enables (OE) for its eight single-ended I/Os. Single-ended I/Os within this I/O bank support all programmable I/O element (IOE) features except:
    • Programmable pre-emphasis
    • RD on-chip termination (OCT)
    • Calibrated RS and RT OCT
    • Internal VREF generation
    • Dynamic OCT
  • 3.3 V I/O bank—supports single-ended LVCMOS and LVTTL I/O standards at 3.3 V and 3.0 V. This feature is available only in the HF35 package of the Intel® Stratix® 10 GX 400 and SX 400 devices. The 3.3 V I/O buffer is unidirectional. You can configure the I/O pins in the bank in preset groups of eight pins—as all input pins or all output pins. The bank supports the following features:
    • As input—programmable pull up resistor
    • As output—programmable current strength
Note: The 3 V I/O banks in Intel® Stratix® 10 devices do not support the DDIO feature of the GPIO IP core. Bypass the DDIO if you use an I/O standard supported only by 3 V I/O banks, such as 3.0 V LVCMOS. To bypass the DDIO feature, set the Register mode of the GPIO IP core to none.
Note: The 3 V I/O banks are located on the Intel® Stratix® 10 transceiver tiles. These banks are available only on the L-tile and H-tile transceiver tiles.

Did you find the information on this page useful?

Characters remaining:

Feedback Message