R-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683501
Date 12/19/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents R-Tile Information

The following table lists a summary of the R-Tile PCIe IP parameter settings in the PCIe IP Parameter Editor when the IP was generated, as read by the R-Tile Debug Toolkit when initialized. Depending on the Hard IP Mode selected during the IP configuration (for example Gen5 2x8), then this tab will populate the R-Tile information for each core (P0 core, P1 core, etc.). Also, please note that:
  • All the information in the R-Tile information tab is read-only.
  • Use the Refresh button to read the settings.
Table 112.  R-tile PCIe IP Parameter Settings
Parameters Values Descriptions
Intel Vendor ID 0x1172 Indicates the Vendor ID as set in the IP Parameter Editor.
Device ID x0 This is a unique identifier for the device that is assigned by the vendor.
Protocol PCIe Indicates the protocol.
Port Type Native Endpoint Indicates the Hard IP Port type.
Intel IP Type intel_rtile_pcie_ast Indicates the IP type used.
Advertised Speed 8.0GT, 16.0GT, 32.0GT Indicates the advertised speed as configured in the IP Parameter Editor.
Advertised Width x16, x8, x4 Indicates the advertised width as configured in the IP Parameter Editor.
Negotiated Speed 2.5GT, 5.0GT, 8.0GT, 16.0GT, 32.0GT Indicates the negotiated speed during link training.
Negotiated Width x16, x8, x4, x2, x1 Indicates the negotiated link width during link training.
Retimer 1 Detected, Not Detected Indicates if a retimer was detected between R-tile and the link partner.
Retimer 2 Detected, Not Detected Indicates if a retimer was detected between R-tile and the link partner.
Lane Reversal True, False Indicates if lane reversal happens on the link.
Link Status Link up, Link Down Indicates if the link (DL) is up or not.
LTSSM State Refer to Hard IP Status Interface. Indicates the current state of the link.
Tx TLP Sequence Number Hexadecimal value Indicates the next transmit sequence number for the transmit TLP.
Tx Ack Sequence Timeout Hexadecimal value Indicates the ACK sequence number which is updated by receiving ACK/NAK DLLP.
Replay Timer Timeout Green, Red

Green: no timeout

Red: timeout

Malformed TLP Status Green, Red

Green: no malformed TLP

Red: malformed TLP detected

First Malformed TLP Error Pointer
  • AtomicOp Address Alignment
  • AtomicOp Operand
  • AtomicOp Byte Enable
  • TLP Length Mismatch
  • Max Payload Size
  • Message TLP Without TC0
  • Invalid TC
  • Unexpected Route Bit in Message TLP
  • Unexpected CRS Status in Completion TLP
  • Byte Enable
  • Memory Address 4KB Boundary
  • TLP Prefix Rules
  • Translation Request Rules
  • Invalid TLP Type
  • Completion Rules
  • Application
PIPE PhyStatus 1, 0

Indicates the PMA and PCS are in reset mode.

1: PMA and PCS are out of reset.

0: PMA and PCS are in reset.