R-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683501
Date 12/19/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents General PHY

This tab shows the event counters related to the PHY at each lane level.

Figure 67. General PHY Tab