R-tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: sti1613692080789
Ixiasoft
Visible to Intel only — GUID: sti1613692080789
Ixiasoft
D. Packets Forwarded to the User Application in TLP Bypass Mode
In TLP Bypass mode, the R-tile IP for PCIe forwards TLPs to the Avalon® -ST RX interface except for malformed TLPs. The following tables describe how the IP handles each TLP type for upstream and downstream.