Intel® Arria® 10 SX Device Errata and Design Recommendations

ID 683161
Date 8/03/2022
Document Table of Contents
Give Feedback

3.10. Automatic Lane Polarity Inversion for PCIe Hard IP

For Intel® Arria® 10 PCIe Hard IP open systems where you do not control both ends of the PCIe link, Intel does not guarantee automatic lane polarity inversion with the Gen1x1 configuration, Configuration via Protocol (CvP), or Autonomous Hard IP mode. The link may not train successfully, or it may train to a smaller width than expected. There is no planned workaround or fix.

For all other configurations, refer to the following workaround.


Refer to the Knowledge Database for details to workaround this issue.


Affects: Intel® Arria® 10 GX/GT devices.

Status: No planned fix.