AN 778: Intel® Stratix® 10 L-Tile/H-Tile Transceiver Usage

ID 683086
Date 6/24/2022
Document Table of Contents

3.2.3. Non-PCIe and PCIe PIPE Channel Placement in H-Tile

For OTN or SDI channels that share a tile with active PCI Express PIPE interfaces that are Gen2 or Gen3 capable and configured with more than four lanes (Gen 2/3 x8, x16), the maximum data rate is less than 9 Gbps.

Running the OTN or SDI channels within the same tile at data rates faster than 9 Gbps may result in bit errors at the remote OTN or SDI device during PCI Express rate change events (PCIe link training both up and down, during link down and start of link training).

Avoid placing OTN or SDI channels above 9 Gbps in the same Tile with PCIe PIPE interfaces that are Gen 2 or Gen 3 capable and configure with x8 or x16 lanes, or bring up the PCIe channels first, followed by the OTN or SDI channels. Transceiver channels that share a tile with active PCI Express interfaces that are only Gen1 capable are not impacted.

Figure 41. Channel Placement for OTN or SDI channels > 9 Gbps and PCIe PIPE Channels in H-Tile

Did you find the information on this page useful?

Characters remaining:

Feedback Message