Intel® Quartus® Prime Standard Edition User Guide: Third-party Simulation

Download PDF
ID 683080
Date 11/07/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Simulating Intel FPGA Designs 2. Questa* Intel® FPGA Edition, ModelSim® , and Questa* Simulator Support 3. Synopsys VCS* and VCS MX Support 4. Cadence Simulator Support 55.4. Aldec Active-HDL* and Riviera-PRO* Support A. Intel® Quartus® Prime Standard Edition User Guides
1. Simulating Intel FPGA Designs x
1.1. Simulator Support 1.2. Simulation Levels 1.3. HDL Support 1.4. Simulation Flows 1.5. Preparing for Simulation 1.6. Simulating Intel® FPGA IP Cores 1.7. Using NativeLink Simulation ( Intel® Quartus® Prime Standard Edition) 1.8. Running a Simulation (Custom Flow) 1.9. Simulating Intel FPGA Designs Revision History
1.5. Preparing for Simulation x
1.5.1. Compiling Simulation Models
1.6. Simulating Intel® FPGA IP Cores x
1.6.1. Generating IP Simulation Files
1.6.1. Generating IP Simulation Files x
1.6.1.1. Generating IP Functional Simulation Models ( Intel® Quartus® Prime Standard Edition)
1.7. Using NativeLink Simulation ( Intel® Quartus® Prime Standard Edition) x
1.7.1. Setting Up NativeLink Simulation ( Intel® Quartus® Prime Standard Edition) 1.7.2. Running RTL Simulation (NativeLink Flow) 1.7.3. Running Gate-Level Simulation (NativeLink Flow)
2. Questa* Intel® FPGA Edition, ModelSim® , and Questa* Simulator Support x
2.1. Quick Start Example (ModelSim with Verilog) 2.2. Questa* Intel® FPGA Edition, ModelSim, and Questa Simulator Guidelines 2.3. ModelSim Simulation Setup Script Example 2.4. Unsupported Features 2.5. Questa* Intel® FPGA Edition, ModelSim® , and Questa* Simulator Support Revision History
2.2. Questa* Intel® FPGA Edition, ModelSim, and Questa Simulator Guidelines x
2.2.1. Using Questa* Intel® FPGA Edition Precompiled Libraries 2.2.2. Disabling Timing Violation on Registers 2.2.3. Passing Parameter Information from Verilog HDL to VHDL 2.2.4. Increasing Simulation Speed in ModelSim and Questa Simulators 2.2.53.2.15.2.2. Simulating Transport Delays2.2.53.2.15.2.2. Simulating Transport Delays2.2.53.2.15.2.2. Simulating Transport Delays 2.2.6. Viewing Simulation Messages 2.2.7. Generating Power Analysis Files 2.2.8. Viewing Simulation Waveforms 2.2.9. Simulating with Questa* Intel® FPGA Edition Waveform Editor
3. Synopsys VCS* and VCS MX Support x
3.1. Quick Start Example (VCS with Verilog) 3.2. VCS and VCS MX Guidelines 3.3. VCS Simulation Setup Script Example 3.4. Synopsys VCS* and VCS MX Support Revision History
3.2. VCS and VCS MX Guidelines x
2.2.53.2.15.2.2. Simulating Transport Delays2.2.53.2.15.2.2. Simulating Transport Delays2.2.53.2.15.2.2. Simulating Transport Delays 3.2.2. Disabling Timing Violation on Registers 3.2.3. Generating Power Analysis Files
4. Cadence Simulator Support x
4.1. Quick Start Example (NC-Verilog) 4.2. Using GUI or Command-Line Interfaces 4.3. Cadence Incisive Enterprise (IES) Guidelines 4.4. IES Simulation Setup Script Example 4.5. Cadence Simulator Support Revision History
4.3. Cadence Incisive Enterprise (IES) Guidelines x
4.3.1. Elaborating Your Design 4.3.2. Back-Annotating Simulation Timing Data (VHDL Only) 4.3.3. Disabling Timing Violation on Registers 4.3.4. Simulating Pulse Reject Delays 4.3.5. Viewing Simulation Waveforms
55.4. Aldec Active-HDL* and Riviera-PRO* Support x
5.1. Quick Start Example (Active-HDL VHDL) 5.2. Aldec Active-HDL and Riviera-PRO Guidelines 5.3. Using Simulation Setup Scripts 55.4. Aldec Active-HDL* and Riviera-PRO* Support
5.2. Aldec Active-HDL and Riviera-PRO Guidelines x
5.2.1. Compiling SystemVerilog Files 2.2.53.2.15.2.2. Simulating Transport Delays2.2.53.2.15.2.2. Simulating Transport Delays2.2.53.2.15.2.2. Simulating Transport Delays 5.2.3. Disabling Timing Violation on Registers
1. Simulating Intel FPGA Designs
2. Questa* Intel® FPGA Edition, ModelSim® , and Questa* Simulator Support
3. Synopsys VCS* and VCS MX Support
4. Cadence Simulator Support
55.4. Aldec Active-HDL* and Riviera-PRO* Support
A. Intel® Quartus® Prime Standard Edition User Guides

1.9. Simulating Intel FPGA Designs Revision History

This document has the following revision history.

Document Version Intel® Quartus® Prime Version Changes
2022.11.07 22.1
  • Updated simulator versions supported and provided link to other resources in Simulator Support topic.
  • Added support for Questa* Intel® FPGA Edition simulator throughout.
  • Replaced support for Cadence Incisive Enterprise (ncsim) simulator with Xcelium simulator support throughout.
  • Replaced "Mentor Graphics" with "Siemens EDA" to reflect current company name.
  • Removed support for ModelSim - Intel FPGA Edition simulator throughout.
  • Added precompiled libraries information to Supported Hardware Description Languages and Compiling Simulation Model Libraries topics.
  • Revised Running a Simulation (Custom Flow) topic to add missing EDA Netlist Writer step and related links.
2018.09.24 18.1
  • Removed Scripting IP Simulation and Generating a Combined Simulation Script topics. These features are supported only for Intel® Arria® 10 devices in Intel® Quartus® Prime Standard Edition.
  • Added link to Scripting IP Simulation in the Introduction to Intel® FPGA IP Cores.
Date Version Changes
2017.11.06 17.1.0
  • Added Simulation Library Compiler details to Quick Start Example
2017.05.08 17.0.0
  • Gate-level timing simulation limited to Arria® II GX/GZ, Cyclone® IV, MAX® II, MAX® V, and Stratix® IV device families.
2016.10.31 16.1.0
  • Updated simulator support table with latest version information.
  • Clarified license requirements for mixed language simulation with VHDL.
  • Gate-level timing simulation limited to Stratix IV and Cyclone IV devices.
2016.05.02 16.0.0
  • Noted limitations of NativeLink simulation.
  • Updated simulator support table with latest version information.
2015.11.02 15.1.0
  • Added new Generating Version-Independent IP Simulation Scripts topic.
  • Added example IP simulation script templates for all supported simulators.
  • Added new Incorporating IP Simulation Scripts in Top-Level Scripts topic.
  • Updated simulator support table with latest version information.
  • Changed instances of Quartus II to Quartus Prime.
2015.05.04 15.0.0
  • Updated simulator support table with latest.
  • Gate-level timing simulation limited to Stratix IV and Cyclone IV devices.
  • Added mixed language simulation support in the Questa* Intel® FPGA Edition software.
2014.06.30 14.0.0
  • Replaced MegaWizard Plug-In Manager information with IP Catalog.
May 2013 13.0.0
  • Updated introductory section and system and IP file locations.
November 2012 12.1.0
  • Revised chapter to reflect latest changes to other simulation documentation.
June 2012 12.0.0
  • Reorganization of chapter to reflect various simulation flows.
  • Added NativeLink support for newer IP cores.
November 2011 11.1.0
  • Added information about encrypted Altera simulation model files.
  • Added information about IP simulation and NativeLink.
Level Two Title