Intel® Quartus® Prime Standard Edition User Guide: Third-party Simulation

ID 683080
Date 11/07/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.9. Simulating Intel FPGA Designs Revision History

This document has the following revision history.

Document Version Intel® Quartus® Prime Version Changes
2022.11.07 22.1
  • Updated simulator versions supported and provided link to other resources in Simulator Support topic.
  • Added support for Questa* Intel® FPGA Edition simulator throughout.
  • Replaced support for Cadence Incisive Enterprise (ncsim) simulator with Xcelium simulator support throughout.
  • Replaced "Mentor Graphics" with "Siemens EDA" to reflect current company name.
  • Removed support for ModelSim - Intel FPGA Edition simulator throughout.
  • Added precompiled libraries information to Supported Hardware Description Languages and Compiling Simulation Model Libraries topics.
  • Revised Running a Simulation (Custom Flow) topic to add missing EDA Netlist Writer step and related links.
2018.09.24 18.1
  • Removed Scripting IP Simulation and Generating a Combined Simulation Script topics. These features are supported only for Intel® Arria® 10 devices in Intel® Quartus® Prime Standard Edition.
  • Added link to Scripting IP Simulation in the Introduction to Intel® FPGA IP Cores.
Date Version Changes
2017.11.06 17.1.0
  • Added Simulation Library Compiler details to Quick Start Example
2017.05.08 17.0.0
  • Gate-level timing simulation limited to Arria® II GX/GZ, Cyclone® IV, MAX® II, MAX® V, and Stratix® IV device families.
2016.10.31 16.1.0
  • Updated simulator support table with latest version information.
  • Clarified license requirements for mixed language simulation with VHDL.
  • Gate-level timing simulation limited to Stratix IV and Cyclone IV devices.
2016.05.02 16.0.0
  • Noted limitations of NativeLink simulation.
  • Updated simulator support table with latest version information.
2015.11.02 15.1.0
  • Added new Generating Version-Independent IP Simulation Scripts topic.
  • Added example IP simulation script templates for all supported simulators.
  • Added new Incorporating IP Simulation Scripts in Top-Level Scripts topic.
  • Updated simulator support table with latest version information.
  • Changed instances of Quartus II to Quartus Prime.
2015.05.04 15.0.0
  • Updated simulator support table with latest.
  • Gate-level timing simulation limited to Stratix IV and Cyclone IV devices.
  • Added mixed language simulation support in the Questa* Intel® FPGA Edition software.
2014.06.30 14.0.0
  • Replaced MegaWizard Plug-In Manager information with IP Catalog.
May 2013 13.0.0
  • Updated introductory section and system and IP file locations.
November 2012 12.1.0
  • Revised chapter to reflect latest changes to other simulation documentation.
June 2012 12.0.0
  • Reorganization of chapter to reflect various simulation flows.
  • Added NativeLink support for newer IP cores.
November 2011 11.1.0
  • Added information about encrypted Altera simulation model files.
  • Added information about IP simulation and NativeLink.