F-Tile Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 741328
Date 4/15/2024
Document Table of Contents

7.2.6. RGMII Receive

On receive all signals are sampled on both edges of rx_clk . The RGMII control signal rx_control is asserted by the PHY to indicate the start of a new frame and remains asserted until the last upper nibble of the frame is present on rgmii_in[3:0] bus. Between frames, rx_control remains deasserted.
Figure 70. RGMII Receive in 10/100 Mbps

Figure 71. RGMII Receive in 1000 Mbps

A frame received on the RGMII interface with a PHY error indication is subsequently transferred on the Avalon® streaming interface with the error signal rx_err[0] asserted.

Figure 72. RGMII Receive with Error in Gigabit Mode

The current implementation of the RGMII receive interface expects a positive-delay rx_clk relative to the receive data (the clock comes after the data).