F-Tile Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 741328
Date 8/16/2024
Public
Document Table of Contents

8.2. Sharing PLLs in Devices with LVDS Soft-CDR I/O

For Agilex™ 7 devices, you must adhere to the following LVDS soft-CDR placement guidelines to avoid Quartus design compilation fitter error:

  • In each GPIO bank of the Agilex™ 7 FPGA device, there are two sub-banks. The top sub-bank has pin indexes from 48-95 and supports a maximum of 4 LVDS soft-CDR I/O. The bottom sub-bank has pin indexes from 0-47 and supports a maximum of 8 LVDS soft-CDR I/O.
  • For the exact location of the LVDS soft-CDR I/O pin, refer to the Agilex™ 7 device pin-out files.
  • One Triple-Speed Ethernet IP cannot support LVDS soft-CDR I/O that has a mixture channel placement in both top and bottom sub-banks. You must constrain the LVDS soft-CDR I/O channel placement to either the top sub-bank or bottom sub-bank only.