AN 839: Design Block Reuse Tutorial: for Intel® Arria® 10 FPGA Development Board

ID 683783
Date 7/26/2019
Document Table of Contents

1.6.2. Step 2: Define a Logic Lock Region

You must define a core-only, reserved, fixed routing region to reserve core resources in the Consumer project for the reserved core partition. The Consumer uses this area for core logic development.

Ensure that the exclusive placement region size is large enough to contain all core logic in the reserved core partition. For projects with multiple core partitions, constrain each partition in a non-overlapping placement or routing region. Follow these steps to define a core-only, reserved, fixed routing region to reserve core resources in the Developer project for non-periphery development:

  1. Right-click the u_blinking_led instance in the Project Navigator and click Logic Lock Region > Create New Logic Lock Region.
  2. To modify the region properties, click Assignments > Logic Lock Regions Window.
  3. In the Origin column, specify X63_Y102.
  4. Change the Width to 123, and the Height to 61.
  5. Enable the Reserved and Core-Only options.
  6. Click the Routing Region cell. The Logic Lock Routing Region Settings dialog box appears.
  7. Specify Fixed with expansion with Expansion Length of 0 for the Routing Type. The actual size and location are arbitrary for this tutorial. However, you can view and adjust the Logic Lock Region shape in the Chip Planner.
    Figure 18.  Logic Lock Regions Window
  8. In the Logic Lock Regions window, right-click the u_blinking_led Logic Lock region name, and then click Locate Node > Locate in Chip Planner.

The Logic Lock region is shaded in purple. Preserving the periphery requires exporting everything outside the Logic Lock region. This is the reverse of the core partition reuse flow.