AN 839: Design Block Reuse Tutorial: for Intel® Arria® 10 FPGA Development Board

Download PDF
ID 683783
Date 7/26/2019
Public
Document Table of Contents
Document Table of Contents x
1. AN 839: Design Block Reuse Tutorial for Intel® Arria® 10 FPGA Development Board
1. AN 839: Design Block Reuse Tutorial for Intel® Arria® 10 FPGA Development Board x
1.1. Tutorial Overview 1.2. Tutorial Software and Hardware 1.3. Tutorial Files 1.4. Core Partition Reuse—Developer Tutorial 1.5. Core Partition Reuse—Consumer Tutorial 1.6. Root Partition Reuse—Developer Tutorial 1.7. Root Partition Reuse—Consumer Tutorial 1.8. (Optional) Step 8: Device Programming 1.9. AN 839: Design Block Reuse Tutorial Document Revision History
1.4. Core Partition Reuse—Developer Tutorial x
1.4.1. Step 1: Define a Core Partition 1.4.2. Step 2: Compile and Export the Core Partition 1.4.3. Step 3: Create the Black Box File 1.4.4. Step 4: Copy Files to Consumer Project 1.4.5. Step 5: Hardware Verification (Optional)
1.5. Core Partition Reuse—Consumer Tutorial x
1.5.1. Step 1: Add Files and Run Synthesis 1.5.2. Step 2: Create a Partition for blinking_led 1.5.3. Step 3: Compile the Design 1.5.4. Step 4: Hardware Verification (Optional)
1.6. Root Partition Reuse—Developer Tutorial x
1.6.1. Step 1: Create a Reserved Core Partition 1.6.2. Step 2: Define a Logic Lock Region 1.6.3. Step 3: Compile and Export the Root Partition 1.6.4. Step 4: Copy Files to Consumer Project 1.6.5. Step 5: Hardware Verification (Optional)
1.7. Root Partition Reuse—Consumer Tutorial x
1.7.1. Step 1: Add the SDC and Root Partition 1.7.2. Step 2: Compile the Design 1.7.3. Step 3: Hardware Verification (Optional)
1. AN 839: Design Block Reuse Tutorial for Intel® Arria® 10 FPGA Development Board

1.9. AN 839: Design Block Reuse Tutorial Document Revision History

This document has the following revision history:
Document Version Intel® Quartus® Prime Version Changes
2019.07.26 19.2.0 Updated link to design example file.
2019.07.15 19.2.0
  • Updated description of partition type GUI and column display in Design Partitions Window.
2019.04.11 18.1.0
  • Updated default location of .qdb export to the project directory.
2018.11.20 18.1.0
  • Removed reference to Placed snapshot. Only Synthesized and Final snapshots are supported for design block reuse.
  • Replaced references to "periphery reuse core" with "reserved core partition." This terminology has changed.
  • Described automated partition export.
  • Described Partition Database File option in Design Partitions Window.
  • Updated link to latest design example files.
2018.01.15 17.1.0
  • First public release.
Level Two Title