Intel® MAX® 10 High-Speed LVDS I/O User Guide

ID 683760
Date 10/02/2023
Public
Document Table of Contents
Give Feedback

3.3.2. Sub-LVDS Transmitter External Termination

The Sub-LVDS transmitter requires a three-resistor external termination scheme.
Figure 10. External Termination for Sub-LVDS Transmitter