Intel® MAX® 10 High-Speed LVDS I/O User Guide

ID 683760
Date 10/31/2022
Document Table of Contents

4.2.3. Sub-LVDS Receiver External Termination

The Sub-LVDS receiver requires a single-resistor external termination scheme.
Figure 19. External Termination for Sub-LVDS Receiver

Did you find the information on this page useful?

Characters remaining:

Feedback Message