Low Latency 50G Ethernet Intel FPGA IP Core User Guide: For Intel® Stratix® 10 Devices

ID 683675
Date 12/14/2020
Public
Document Table of Contents
Give Feedback

6.6.13. Auto Negotiation Status Register 4

This register provides the upper bits of the AN RX Next page received from the link partner.

Offset: 0xCA

Access: RO

Auto Negotiation Status Register 4 Fields

Bit Name Description Access Reset
31:0 lp_next_page_high Link Partner Next Page (upper bits)

[31:0]: Link partner Unformatted bits

[47:16] or [31:0]

RO 0x0