Low Latency 50G Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

Download PDF
ID 683675
Date 4/09/2024
Public
Document Table of Contents
Document Table of Contents x
1. About the Low Latency 50G Ethernet IP Core 2. Getting Started 3. Low Latency 50G Ethernet Intel® FPGA IP Parameters 4. Functional Description 5. Interfaces and Signal Descriptions 6. IP Core Register Descriptions 7. Document Revision History for the Low Latency 50G Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices
1. About the Low Latency 50G Ethernet IP Core x
1.1. Release Information 1.2. Supported Features 1.3. Device Family Support 1.4. Device Speed Grade Support 1.5. IP Core Verification 1.6. Performance and Resource Utilization
1.5. IP Core Verification x
1.5.1. Simulation Environment 1.5.2. Compilation Checking 1.5.3. Hardware Testing
2. Getting Started x
2.1. Installing and Licensing Intel® FPGA IP Cores 2.2. Specifying the Low Latency 50G Ethernet IP Core Parameters and Options 2.3. Simulating the IP Core 2.4. Generated File Structure 2.5. Integrating Your IP Core in Your Design 2.6. Compiling the Full Design and Programming the FPGA
2.1. Installing and Licensing Intel® FPGA IP Cores x
2.1.1. Intel® FPGA IP Evaluation Mode
2.5. Integrating Your IP Core in Your Design x
2.5.1. Pin Assignments 2.5.2. Adding the Transceiver PLL 2.5.3. Placement Settings for the Low Latency 50G Ethernet IP Core
4. Functional Description x
4.1. TX MAC Datapath 4.2. TX PCS 4.3. RX MAC Datapath 4.4. RX PCS 4.5. Link Fault Signaling Interface 4.6. User Interface to Ethernet Transmission 4.7. Auto Negotiation and Link Training 4.8. Flow Control 4.9. Reset
4.1. TX MAC Datapath x
4.1.1. Frame Padding 4.1.2. Preamble Insertion 4.1.3. Inter-Packet Gap Generation and Insertion
4.3. RX MAC Datapath x
4.3.1. IP Core Preamble Processing 4.3.2. IP Core Strict SFD Checking 4.3.3. IP Core Malformed Packet Handling 4.3.4. Length/Type Field Processing 4.3.5. RX CRC Checking and Dynamic Forwarding
4.3.4. Length/Type Field Processing x
4.3.4.1. Length Checking
4.6. User Interface to Ethernet Transmission x
4.6.1. Order of Transmission 4.6.2. Bit Order For TX and RX Datapaths
4.8. Flow Control x
4.8.1. TX Pause/PFC Flow Control Transmission 4.8.2. XON/XOFF Pause Frames
5. Interfaces and Signal Descriptions x
5.1. TX MAC Interface to User Logic 5.2. RX MAC Interface to User Logic 5.3. Transceivers 5.4. Transceiver Reconfiguration Signals 5.5. Avalon® Memory-Mapped Management Interface 5.6. Miscellaneous Status and Debug Signals 5.7. Reset Signals 5.8. Flow Control Interface
5.4. Transceiver Reconfiguration Signals x
5.4.1. Disabling Background Calibration
6. IP Core Register Descriptions x
6.1. PHY Registers 6.2. TX MAC Registers 6.3. RX MAC Registers 6.4. Flow Control Registers 6.5. Statistics Registers 6.6. Auto-Negotiation and Link Training Registers
6.5. Statistics Registers x
6.5.1. TX Statistics Registers 6.5.2. RX Statistics Registers
6.6. Auto-Negotiation and Link Training Registers x
6.6.1. AN/LT Sequencer Config 6.6.2. AN/LT Sequencer Status 6.6.3. Auto Negotiation Config Register 1 6.6.4. Auto Negotiation Config Register 2 6.6.5. Auto Negotiation Status Register 6.6.6. Auto Negotiation Config Register 3 6.6.7. Auto Negotiation Config Register 4 6.6.8. Auto Negotiation Config Register 5 6.6.9. Auto Negotiation Config Register 6 6.6.10. Auto Negotiation Status Register 1 6.6.11. Auto Negotiation Status Register 2 6.6.12. Auto Negotiation Status Register 3 6.6.13. Auto Negotiation Status Register 4 6.6.14. Auto Negotiation Status Register 5 6.6.15. Link Training Config Register 1 6.6.16. Link Training Config Register 2 6.6.17. Link Training Status Register 1 6.6.18. Link Training Config Register for Lane 0 6.6.19. Link Training Frame Contents for Lane 0 6.6.20. Local Transceiver TX EQ 1 Settings for Lane 0 6.6.21. Local Transceiver TX EQ 2 Settings for Lane 0 6.6.22. Local Link Training Parameters 6.6.23. Link Training Config Register for Lane 1 6.6.24. Link Training Frame Contents for Lane 1 6.6.25. Local Transceiver TX EQ 1 Settings for Lane 1 6.6.26. Local Transceiver TX EQ 2 Settings for Lane 1 6.6.27. Link Training Config Register for Lane 2 6.6.28. Link Training Frame Contents for Lane 2 6.6.29. Local Transceiver TX EQ 1 Settings for Lane 2 6.6.30. Local Transceiver TX EQ 2 Settings for Lane 2 Local Transceiver TX EQ 2 Settings for Lane 2 Fields 6.6.31. Link Training Config Register for Lane 3 6.6.32. Link Training Frame Contents for Lane 3 6.6.33. Local Transceiver TX EQ 1 Settings for Lane 3 6.6.34. Local Transceiver TX EQ 2 Settings for Lane 3
1. About the Low Latency 50G Ethernet IP Core
2. Getting Started
3. Low Latency 50G Ethernet Intel® FPGA IP Parameters
4. Functional Description
5. Interfaces and Signal Descriptions
6. IP Core Register Descriptions
7. Document Revision History for the Low Latency 50G Ethernet Intel® FPGA IP User Guide: Stratix® 10 Devices

6.6.30. Local Transceiver TX EQ 2 Settings for Lane 2

Provides the following Local TX EQ 2 Settings for Lane 2
  • VMAXRULE Override value
  • Enable VMAXRULE Override
  • VODMINRULE Override value
  • Enable VODMINRULE Override
  • VPOSTRULE Override value
  • Enable VPOSTRULE Override
  • VPRERULE Override value
  • Enable VPRERULE Override

Offset: 0xE7

Access: RW

Local Transceiver TX EQ 2 Settings for Lane 2 Fields

Bit Name Description Access Reset
29 lt_vpre_ovrd_en_ln2 Enable VPRERULE Override for Lane 2

1: Use the value of lt_vpre_ovrd to set VPRERULE

0: Use the value of VPRERULE set by the parameters that were used at compile time

RW 0x0
28:24 lt_vpre_ovrd_ln2 VPRERULE Override value for Lane 2

When lt_vpre_ovrd_en=1, this CSR sets the maximum value of the Pre-tap on Lane 2.

VPRERULE must be set to a value greater than INITPREVAL.

 RW 0x0
22 lt_vpost_ovrd_en_ln2 Enable VPOSTRULE Override for Lane 2

1: Use the value of lt_vpost_ovrd to set VPOSTRULE.

0: Use the value of VPOSTRULE set by the parameters that were used at compile time.

RW 0x0
21:16 lt_vpost_ovrd_ln2 VPOSTRULE Override value for Lane 2

When lt_vpost_ovrd_en=1, this CSR sets the maximum value of the Post-tap on Lane 2.

VPOSTRULE must be set to a value greater than INITPOSTVAL.

RW 0x0
13 lt_vodmin_ovrd_en_ln2 Enable VODMINRULE Override for Lane 2

1: Use the value of lt_vodmin_ovrd to set VODMINRULE

0: Use the value of VODMINRULE set by the parameters that were used at compile time

RW 0x0
12:8 lt_vodmin_ovrd_ln2 VODMINRULE Override value for Lane 2

When lt_vodmin_ovrd_en=1, this CSR sets the minimum setting of VOD allowed during link training for Lane 2.

VODMINRULE must be set to a value less than INITMAINVAL.

VODMINRULE must also be set to a value greater than VMINRULE.

RW 0x0
5 lt_vodmax_ovrd_en_ln2 Enable VMAXRULE Override for Lane 2

1: Use the value of lt_vodmax_ovrd to set VMAXRULE

0: Use the value of VMAXRULE set by the parameters that were used at compile time

RW 0x0
4:0 lt_vodmax_ovrd_ln2 VMAXRULE Override Value for Lane 2

When lt_vodmax_ovrd_en=1, this CSR sets the maximum Voltage allowed during link training for Lane 2.

VMAXRULE must be set to a value greater than INITMAINVAL.

Note that this value also changes PREMAINVAL.

 RW 0x0
Level Two Title