8. Strategies for Improving Memory Access Efficiency
An interconnect topology connects shared global, constant, and local memory systems to their underlying memory. Interconnect includes access arbitration to memory ports.
Memory accesses compete for shared memory resources (that is, global, local, and constant memories). If your OpenCL kernel performs a large number of memory accesses, the Intel® FPGA SDK for OpenCL™ Offline Compiler must generate complex arbitration logic to handle the memory access requests. The complex arbitration logic might cause a drop in the maximum operating frequency (fMAX), which degrades kernel performance.
The following sections discuss memory access optimizations in detail. In summary, minimizing global memory accesses is beneficial for the following reasons:
- Typically, increases in OpenCL kernel performance lead to increases in global memory bandwidth requirements.
- The maximum global memory bandwidth is much smaller than the maximum local memory bandwidth.
- The maximum computational bandwidth of the FPGA is much larger than the global memory bandwidth.
Attention: Use local, private or constant memory whenever possible to increase the memory bandwidth of the kernel.
Did you find the information on this page useful?