2.4.3. Area-Driven Synthesis
The Intel® Quartus® Prime software provides Speed, Balanced, or Area for the Optimization Technique option. You can also specify this logic option for specific modules in your design with the Assignment Editor in cases where you want to reduce area using the Area setting (potentially at the expense of register-to-register timing performance) while leaving the default Optimization Technique setting at Balanced (for the best trade-off between area and speed for certain device families). The Speed Optimization Technique can increase the resource usage of your design if the constraints are too aggressive and can also result in increased power consumption.
The benchmark data shows that the area-driven technique can reduce power consumption by as much as 31% in Stratix® devices and as much as 15% in Cyclone® devices.
Did you find the information on this page useful?