Visible to Intel only — GUID: lbl1458332998753
Ixiasoft
1. About the Low Latency E-Tile 40G Ethernet Intel® FPGA IP
2. Low Latency E-Tile 40G Ethernet IP Core Parameters
3. Getting Started
4. Functional Description
5. Reset
6. Interfaces and Signal Descriptions
7. Control, Status, and Statistics Register Descriptions
8. Debugging the Link
9. Ethernet Toolkit Overview
10. Low Latency E-Tile 40G Ethernet Intel® FPGA IP User Guide Archives
11. Comparison Between Low Latency E-Tile 40G Ethernet Core and Low Latency 40GbE IP Core
12. Document Revision History for Low Latency E-Tile 40G Ethernet Intel® FPGA IP User Guide
3.1. Installing and Licensing Intel® FPGA IP Cores
3.2. Specifying the Low Latency E-Tile 40G Ethernet IP Core Parameters and Options
3.3. Simulating the IP Core
3.4. Generated File Structure
3.5. Integrating Your IP Core in Your Design
3.6. Low Latency E-Tile 40G Ethernet IP Core Testbench
3.7. Compiling the Full Design and Programming the FPGA
Visible to Intel only — GUID: lbl1458332998753
Ixiasoft
7.3. RX MAC Registers
Addr | Name | Description | Reset | Access |
---|---|---|---|---|
0x500 | RXMAC_REVID | RX MAC revision ID for Low Latency E-Tile 40G EthernetIP core. |
0x0627 2016 | RO |
0x501 | RXMAC_SCRATCH | Scratch register available for testing. | 0x0000 0000 | RW |
0x502 | RXMAC_NAME_0 | First 4 characters of IP core variation identifier string, "40gMACRxCSR". |
0x3430 674D | RO |
0x503 | RXMAC_NAME_1 | Next 4 characters of IP core variation identifier string, "ACRx". | 0x4143 5278 | RO |
0x504 | RXMAC_NAME_2 | Final 4 characters of IP core variation identifier string, "0CSR". The "0" is unprintable. | 0x0043 5352 | RO |
0x506 | MAX_RX_SIZE_CONFIG | Specifies the maximum frame length available. The MAC asserts when the length of the received frame exceeds the value of this register. | 0xXXXX 2580 7 | RW |
0x507 | MAC_CRC_CONFIG | The RX CRC forwarding configuration register. The following encodings are defined:
|
31'hX1'b0 7 | RW |
0x508 | LINK_FAULT | Link Fault Status Register. For unidirectional Link Fault, implements IEEE 802.3 Ethernet Clause 66. |
30'hX2'b00 7 | RO |
0x50A | RX_MAC_CONTROL | RX MAC Control Register.
|
30'h0_2'b0X 7 | RW |
7 X means "Don't Care".