Arria V Device Overview

ID 683440
Date 11/20/2020
Public
Document Table of Contents
Give Feedback

1.3.4.3. Package Plan

Table 11.  Package Plan for Arria V SX Devices The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

Member Code

F896

(31 mm)

F1152

(35 mm)

F1517

(40 mm)

FPGA GPIO HPS I/O XCVR FPGA GPIO HPS I/O XCVR FPGA GPIO HPS I/O XCVR
B3 250 208 12 385 208 18 540 208 30
B5 250 208 12 385 208 18 540 208 30