Stratix® 10 Embedded Memory User Guide

ID 683423
Date 3/29/2024

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3.17. Reset Scheme

During power-up, the registers in the Stratix® 10 devices are in undefined power and reset states. To guarantee correct functionality, reset the FIFO Intel® FPGA IP core upon completion of configuration by asserting either the sclr or aclr signal.