Stratix® 10 Embedded Memory User Guide

ID 683423
Date 3/29/2024
Document Table of Contents

5.1. FIFO and FIFO2 Design Example

You can use this design example as a reference on how to instantiate the FIFO and FIFO2 Intel® FPGA IP cores and what behavior to expect in a simulation.