F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 7/14/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Event Counter

This tab allows you to read the error events like the number of receiver errors, framing errors, etc. for each port. You can use the Clear P0 counter/Clear P1 counter to reset the error counter.

Figure 77. Example of F-Tile Event Counter Tab
Note: P# Gen 2 speed change, Tx ack DLLP, Rx ack DLLP, Tx update flow control DLLP & Rx update flow control DLLP value would be corrupted when there is a reset such as SBR/Link Disable