F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 7/14/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.6.7. ebfm_cfgrd_wait Procedure

The ebfm_cfgrd_wait procedure reads up to four bytes of data from the specified configuration register and stores the data in BFM shared memory. This procedure waits until the read completion has been returned.




ebfm_cfgrd_wait(bus_num, dev_num, fnc_num, regb_ad, regb_ln, lcladdr, compl_status)



PCI Express bus number of the target device.


PCI Express device number of the target device.


Function number in the target device to be accessed.


Byte-specific address of the register to be written.


Length, in bytes, of the data read. Maximum length is four bytes. The regb_ln and the regb_ad arguments cannot cross a DWORD boundary.


BFM shared memory address of where the read data should be placed.


Completion status for the configuration transaction.

This argument is reg [2:0].

In both languages, this is the completion status as specified in the PCI Express specification. The following encodings are defined.

  • 3’b000: SC— Successful completion
  • 3’b001: UR— Unsupported Request
  • 3’b010: CRS — Configuration Request Retry Status
  • 3’b100: CA — Completer Abort

Did you find the information on this page useful?

Characters remaining:

Feedback Message