F-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683140
Date 7/14/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents P0/P1 Configuration Space

This tab allows you to read the configuration space registers for that port. You will see a separate tab with the configuration space for each port.

Figure 78. Example of F-Tile PCIe Configuration Settings