AN 798: Partial Reconfiguration with the Arria 10 HPS

ID 683034
Date 1/25/2017
Public
Document Table of Contents
Give Feedback

Overview of the Arria 10 GHRD

The Golden Hardware Reference Design (GHRD) is an example design released as part of the SoC EDS. The example demonstrates a basic Quartus Prime design for the SoC Development Kit using the Qsys design tool and HPS component.

Figure 2. Golden Hardware Reference Design Block Diagram

The GHRD provides several example modules connected to the data bus, including PIO and system ID modules.

The hardware example that you create with this document is based on the GHRD. You add a new branch of the data bus to connect to a reconfigurable region.