F-Tile Ethernet Intel® FPGA Hard IP User Guide

ID 683023
Date 3/11/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.1.1. Ethernet Hard IP Core CSRs

The Ethernet Hard IP CSRs consist of the MAC, PCS, and PTP registers implemented in the hardened Ethernet core on the F-Tile. These CSRs are set at device configuration time and cannot be reset back to their default values other than by re-writing.

The register addresses in the EHIP consist of a base address that is set based on Ethernet mode, and an offset from that address which is the same for all Ethernet modes. Below table displays all eth_reconfig base addresses. For example, the same registers from 0x1000-0x1FFC for a 25GE port are located at 0x2000-0x2FFC for a 50GE port, etc. All register addresses in the following sections are Offset Addresses and must be combined with the appropriate Base Address for the current Ethernet mode.

Table 66.  Ethernet Hard IP Base Address per Ethernet Mode
Ethernet Mode eth_reconfig Base Address
10GE/25GE 0x1000
50GE 0x2000
40GE/100GE 0x3000
200GE 0x4000
400GE 0x5000
Table 67.  Ethernet Hard IP Offset Range
Ethernet Hard IP Function Ethernet Hard IP Offset Address Range
PCS Configuration 0x000-0x07C
PCS Status 0x080-0x1FC
MAC/PTP Configuration 0x200-0x7FC
MAC/PTP Statistics 0x800-0xFFC