7.11. Custom Rate Interface
The F-Tile Ethernet Intel® FPGA Hard IP Custom Rate Interface is available when you enable Use external custom cadence controller option. The interface accounts for differences between the system clock and the TX transceiver PLL rate.
Custom data valid signal.
Connect this signal either to a counter that produces a steady data valid cadence that corresponds to the ratio between the clock rate used and the clock rate required, or a system that increases or decreases the data valid cadence based on the current occupancy of transceiver TX FIFO or an external TX FIFO.
Note: The TX reset sequence requires valid custom cadence pulses. You must start driving i_custom_cadence before o_tx_lanes_stable assert. You may drive i_custom_cadence as soon as o_tx_pll_locked asserts, and any external cadence generation logic and clocks are out of reset.
A counter producing a steady ratio of high and low pulses to balance the flow through a channel can drive the custom cadence rate interface.