LVDS Tunneling Protocol and Interface (LTPI) IP User Guide: Agilex™ 3 and Agilex™ 5 FPGAs and SoCs

ID 844310
Date 8/15/2025
Public
Document Table of Contents

3.3. Configuring the Design Example Parameters

You can generate the simulation and hardware design example based on a fixed parameter configuration, as listed in the table below.
Table 44.  Simulation Design Example Parameter Configuration
Parameter Name Value
SYSTEM_CLOCK 100 MHz
LINK_MODE DDR
CAPABILITY X4 (100 MHz)
NL_GPIO 16
LL_GPIO 16
I2C 6
I2C_MODE STANDARD (100 KHz)
UART 2
UART_BAUD 115200
DATA_CHANNEL_MAILBOX_EN 0
OEM_DATA_WIDTH 32
You can find the Verilog design file containing the fixed parameter configuration in the following locations:
  • <design_example_dir>/ltpi_controller/synth/ltpi_controller.v
  • <design_example_dir> /ltpi_target/synth/ltpi_target.v
Table 45.  Hardware Design Example Parameter Configuration
Parameter Name Value
SYSTEM_CLOCK 100 MHz
LINK_MODE DDR
CAPABILITY X4 (100 MHz)
NL_GPIO 16
LL_GPIO 16
I2C 6
I2C_MODE STANDARD (100 KHz)
UART 1
UART_BAUD 115200
DATA_CHANNEL_MAILBOX_EN 0
OEM_DATA_WIDTH 32