Hard Processor System Component Reference Manual: Agilex™ 5 SoCs

ID 813752
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.1. Simulation Flows

Intel provides a functional register transfer level (RTL) simulation flow. The RTL simulation flow involves the following major steps, which are defined in the following sections:

  • Setting Up the HPS Component for Simulation
  • Generating the HPS Simulation Model in Platform Designer
  • Running the Simulation