Hard Processor System Component Reference Manual: Agilex™ 5 SoCs

ID 813752
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3. Simulating the Agilex™ 5 HPS Component

Intel provides Bus Functional Models (BFM) to simulate the AXI* interfaces of Agilex™ 5.

Type of AXI* Interfaces Mentor Graphics* Questa* Intel® FPGA Edition/ QuestaSim* Cadence NCSim ( Xcelium* ) Synopsys* VCS* Synopsys* VCS* MX Aldec® Riviera-PRO*
HPS-to-FPGA (H2F) Supported Supported Supported Supported Unsupported
Lightweight HPS-to-FPGA (LWH2F) Supported Supported Supported Supported Unsupported
FPGA-to-HPS (F2H) Supported Supported Supported Supported Unsupported
FPGA-to-SDRAM (F2SDRAM) Supported Supported Supported Supported Unsupported