Hard Processor System Component Reference Manual: Agilex™ 5 SoCs

ID 813752
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4. FPGA-to-HPS AXI* Subordinate Interface

The FPGA-to-HPS AXI* subordinate interface, fpga2hps, is connected to a Mentor Graphics* AXI* 4 subordinate BFM for simulation with an instance name of f2h_axi4_subordinate_inst. Platform Designer configures the BFM as shown in the following table. The BFM clock input is connected to the fpga2hps_clock clock.

Table 18.  Configuration of FPGA-to-HPS AXI* Subordinate BFM
Parameter Value
AXI* Address Width 20-40
AXI* Read Data Width 256
AXI* Write Data Width 256
AXI* ID Width 5

You control and monitor the AXI* 4 subordinate BFM by using the BFM API.