Hard Processor System Component Reference Manual: Agilex™ 5 SoCs

ID 813752
Date 4/01/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.2.2.1. Steps to run the Simulation in Questa* Intel® FPGA Edition

  1. Install Quartus® Prime Pro Edition software version 23.4 or newer version.
  2. Set the Quartus® Prime installation directory as $QUARTUS_ROOTDIR.
  3. In Terminal, launch the Questa* Intel® FPGA Edition with the following command:
    vsim -mvchome $QUARTUS_ROOTDIR/../ip/altera/ \
    mentor_vip_ae/common &
  4. In the QuestaSim* Transcript window, execute the script to start the simulation:
    Questa> do run.do
  5. Once the simulation is completed, select “No” when its prompt to close the simulator.
    Figure 44. Close Confirmation Dialog Box
  6. Observe the transcript window messages and check the “Wave” window to see the signals’ waveforms. You may add in more waveform by performing a right-click on a signal and select “Add Wave”, and then click on the restart button to generate the waveform of the newly added signal.
    Figure 45. Add Wave Drop-Down Menu
    Figure 46. Restart Simulation
  7. The “wave” window allows you to check the waveforms of the selected signals. You may use the zoom control buttons to see the details of the waveforms.
    Figure 47. Waveform Granularity Controls
    Figure 48. Waveform Output
    Note: The master_test_program.sv, run.do, wave.do and all project files included in the compressed package are for the example design provided. Any new changes to the RTL, parameters, project setting, configuration and project naming requires a modification to the master_test_program.sv, run.do file, and wave.do file.

    For more information about how to customize a new design, please refer to Mentor Graphics* : Mentor VIP - Intel FPGA Edition AMBA* AXI* 3 and AXI* 4 User Guide