A. Arria 10 10GBASE-KR Registers
This appendix duplicates the 10GBASE-KR PHY register listings from the Arria 10 Transceiver PHY User Guide. Intel provides this appendix as a convenience to make the full LL 40GBASE-KR4 register information available in the LL 40GbE IP core user guide. While Intel makes every attempt to keep the information in the appendix up-to-date, the most up-to-date information is always found in the Arria 10 Transceiver PHY User Guide, and the appendix is not guaranteed to be up-to-date at any particular time.
Most LL 40GBASE-KR4 registers are 10GBASE-KR PHY registers of the Arria 10 10GBASE-KR PHY IP core, documented in the Arria 10 Transceiver PHY User Guide and duplicated, with a potential time lag for updates, in this appendix. The register offsets differ by 0x400 in the 40GBASE-KR4 variations of the LL 40GbE IP core. The LL 40GBASE-KR4 variations of the LL 40GbE IP core have additional LL 40GBASE-KR4 related registers and register fields.
LL 40GBASE-KR4 Registers documents the differences between the 10GBASE-KR PHY register definitions in the 10GBASE-KR PHY Register Defintions section of the 10GBASE-KR PHY IP Core section in the Arria 10 Transceiver PHY User Guide and the 40GBASE-KR4 registers of the LL 40GbE IP core. All Arria 10 10GBASE-KR PHY registers and register fields not listed in LL 40GBASE-KR4 Registers are available in the 40GBASE-KR4 variations of the LL 40GbE IP core.
Where the Arria 10 Transceiver PHY User Guide and this appendix list 10GBASE-R, substitute 40GBASE-KR4 with auto-negotiation and link training both turned off, and where they list 10GBASE-KR (except in the description of 0x4CB[24:0]), substitute 40GBASE-KR4. Where a register field description in the Arria 10 Transceiver PHY User Guide and this appendix refers to link training or FEC in the single-lane 10GBASE-KR PHY IP core, substitute link training or FEC on Lane 0 of the LL 40GBASE-KR4 IP core variation.