PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 1/12/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.1.1.1. Generating the Synthesis Design Example

The make_qii_design.tcl generates a synthesizable hardware design example and an Intel® Quartus® Prime project, ready for compilation.

To generate synthesizable design example, run the following script at the end of IP generation:

quartus_sh -t make_qii_design.tcl

To specify an exact device to use, run the following script:

quartus_sh -t make_qii_design.tcl [device_name]

This script generates a qii directory containing a project called ed_synth.qpf. Use the Intel® Quartus® Prime software to open and compile this project.

Figure 12. High-Level View of the Synthesis Design Example with One Group